


NMOS 256K (32K x 8) UV EPROM

- FAST ACCESS TIME: 170ns
- EXTENDED TEMPERATURE RANGE
- SINGLE 5V SUPPLY VOLTAGE
- LOW STANDBY CURRENT: 40mA max
- TTL COMPATIBLE DURING READ and PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE
- PROGRAMMING VOLTAGE: 12V



DESCRIPTION

The M27256 is a 262,144 bit UV erasable and electrically programmable memory EPROM. It is organized as 32.768 words by 8 bits.

The M27256 is housed in a 28 pin Window Ceramic Frit-Seal Dual-in-Line package. The transparent lid allows the user to expose the chip to ultraviolet light to erase the bit pattern. A new pattern can then be written to the device by following the programming procedure.

Figure 1. Logic Diagram




Table 1. Signal Names


A0 - A14	Address Inputs
Q0 - Q7	Data Outputs
\bar{E}	Chip Enable
\bar{G}	Output Enable
V _{PP}	Program Supply
V _{CC}	Supply Voltage
V _{SS}	Ground

Table 2. Absolute Maximum Ratings

Symbol	Parameter	Value	Unit
T _A	Ambient Operating Temperature grade 1 grade 6	0 to 70 -40 to 85	°C
T _{BIAS}	Temperature Under Bias grade 1 grade 6	-10 to 80 -50 to 95	°C
T _{STG}	Storage Temperature	-65 to 125	°C
V _{IO}	Input or Output Voltages	-0.6 to 6.25	V
V _{CC}	Supply Voltage	-0.6 to 6.25	V
V _{A9}	VA9 Voltage	-0.6 to 13.5	V
V _{PP}	Program Supply	-0.6 to 14	V

Note: Except for the rating "Operating Temperature Range", stresses above those listed in the Table "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only and operation of the device at these or any other conditions above those indicated in the Operating sections of this specification is not implied. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability. Refer also to the SGS-THOMSON SURE Program and other relevant quality documents.

Figure 2. DIP Pin Connections



DEVICE OPERATION

The eight modes of operations of the M27256 are listed in the Operating Modes Table. A single 5V power supply is required in the read mode. All inputs are TTL levels except for V_{PP} and 12V on A9 for Electronic Signature.

Read Mode

The M27256 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (\bar{E}) is the power control and should be used for device selection. Output Enable (\bar{G}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that the addresses are stable, address access time (t_{AVQV}) is equal to the delay from \bar{E} to output (t_{ELQV}). Data is available at the outputs after the falling edge of \bar{G} , assuming that \bar{E} has been low and the addresses have been stable for at least t_{AVQV}-t_{GLQV}.

Standby Mode

The M27256 has a standby mode which reduces the maximum active power current from 100mA to 40mA. The M27256 is placed in the standby mode by applying a TTL high signal to the \bar{E} input. When in the standby mode, the outputs are in a high impedance state, independent of the \bar{G} input.

Two Line Output Control

Because EPROMs are usually used in larger memory arrays, this product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:

- a. the lowest possible memory power dissipation,
- b. complete assurance that output bus contention will not occur.

DEVICE OPERATION (cont'd)

For the most efficient use of these two control lines, \overline{E} should be decoded and used as the primary device selecting function, while \overline{G} should be made a common connection to all devices in the array and connected to the \overline{READ} line from the system control bus.

This ensures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is required from a particular memory device.

System Considerations

The power switching characteristics of fast EPROMs require careful decoupling of the devices. The supply current, I_{CC} , has three segments that are of interest to the system designer: the standby current level, the active current level, and transient current peaks that are produced by the falling and rising edges of \overline{E} . The magnitude of the transient current peaks is dependent on the capacitive and inductive loading of the device at the output. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $1\mu\text{F}$ ceramic capacitor be used on every device between V_{CC} and V_{SS} . This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7\mu\text{F}$ bulk electrolytic capacitors should be used between V_{CC} and V_{SS} for every eight devices. The

bulk capacitor should be located near the power supply connection point. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

Programmmain

When delivered, (and after each erasure for UV EPROM), all bits of the M27256 are in the "1" state. Data is introduced by selectively programming "0s" into the desired bit locations. Although only "0s" will be programmed, both "1s" and "0s" can be present in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure. The M27256 is in the programming mode when V_{PP} input is at 12.5V and \overline{E} is at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

Fast Programming Algorithm

Fast Programming Algorithm rapidly programs M27256 EPROMs using an efficient and reliable method suited to the production programming environment. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the M27256 Fast Programming Algorithm is shown on the Flowchart. The Fast Programming Algorithm utilizes two different pulse types: initial and over-program. The duration of the initial \overline{E} pulse(s) is 1ms, which will then be followed by a longer over-program pulse of length 3ms by n (n is equal to the number of the initial one millisecond pulses applied

Table 3. Operating Modes

Mode	\overline{E}	\overline{G}	A9	V_{PP}	Q0 - Q7
Read	V_{IL}	V_{IL}	X	V_{CC}	Data Out
Output Disable	V_{IL}	V_{IH}	X	V_{CC}	Hi-Z
Program	V_{IL} Pulse	V_{IH}	X	V_{PP}	Data In
Verify	V_{IH}	V_{IL}	X	V_{PP}	Data Out
Optional Verify	V_{IL}	V_{IL}	X	V_{PP}	Data Out
Program Inhibit	V_{IH}	V_{IH}	X	V_{PP}	Hi-Z
Standby	V_{IH}	X	X	V_{CC}	Hi-Z
Electronic Signature	V_{IL}	V_{IL}	V_{ID}	V_{CC}	Codes

Note: X = V_{IH} or V_{IL} , $V_{ID} = 12V \pm 0.5\%$.

Table 4. Electronic Signature

Identifier	A0	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0	Hex Data
Manufacturer's Code	V_{IL}	0	0	1	0	0	0	0	0	20h
Device Code	V_{IH}	0	0	0	0	0	1	0	0	04h

AC MEASUREMENT CONDITIONS

Input Rise and Fall Times $\leq 20\text{ns}$
 Input Pulse Voltages 0.45V to 2.4V
 Input and Output Timing Ref. Voltages 0.8V to 2.0V

Note that Output Hi-Z is defined as the point where data is no longer driven.

Figure 3. AC Testing Input Output Waveforms




Figure 4. AC Testing Load Circuit




Table 5. Capacitance⁽¹⁾ ($T_A = 25\text{ }^\circ\text{C}$, $f = 1\text{ MHz}$)

Symbol	Parameter	Test Condition	Min	Max	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$		6	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$		12	pF

Note: 1. Sampled only, not 100% tested.

Figure 5. Read Mode AC Waveforms




Table 6. Read Mode DC Characteristics ⁽¹⁾(T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 5V ± 5% or 5V ± 10%; V_{PP} = V_{CC})

Symbol	Parameter	Test Condition	Min	Max	Unit
I _{LI}	Input Leakage Current	0 ≤ V _{IN} ≤ V _{CC}		±10	μA
I _{LO}	Output Leakage Current	V _{OUT} = V _{CC}		±10	μA
I _{CC}	Supply Current	$\bar{E} = V_{IL}, \bar{G} = V_{IL}$		100	mA
I _{CC1}	Supply Current (Standby)	$\bar{E} = V_{IH}$		40	mA
I _{PP}	Program Current	V _{PP} = V _{CC}		5	mA
V _{IL}	Input Low Voltage		-0.1	0.8	V
V _{IH}	Input High Voltage		2	V _{CC} + 1	V
V _{OL}	Output Low Voltage	I _{OL} = 2.1mA		0.45	V
V _{OH}	Output High Voltage	I _{OH} = -400μA	2.4		V

Note: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.**Table 7A. Read Mode AC Characteristics ⁽¹⁾**(T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 5V ± 5% or 5V ± 10%; V_{PP} = V_{CC})

Symbol	Alt	Parameter	Test Condition	M27256						Unit
				-1		-2, -20		blank, -25		
				Min	Max	Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\bar{E} = V_{IL}, \bar{G} = V_{IL}$		170		200		250	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\bar{G} = V_{IL}$		170		200		250	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\bar{E} = V_{IL}$		70		75		100	ns
t _{EHQZ} ⁽²⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\bar{G} = V_{IL}$	0	35	0	55	0	60	ns
t _{GHQZ} ⁽²⁾	t _{DF}	Output Enable High to Output Hi-Z	$\bar{E} = V_{IL}$	0	35	0	55	0	60	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\bar{E} = V_{IL}, \bar{G} = V_{IL}$	0		0		0		ns

Table 7B. Read Mode AC Characteristics ⁽¹⁾(T_A = 0 to 70 °C or -40 to 85 °C; V_{CC} = 5V ± 5% or 5V ± 10%; V_{PP} = V_{CC})

Symbol	Alt	Parameter	Test Condition	M27256				Unit
				-3		-4		
				Min	Max	Min	Max	
t _{AVQV}	t _{ACC}	Address Valid to Output Valid	$\bar{E} = V_{IL}, \bar{G} = V_{IL}$		300		450	ns
t _{ELQV}	t _{CE}	Chip Enable Low to Output Valid	$\bar{G} = V_{IL}$		300		450	ns
t _{GLQV}	t _{OE}	Output Enable Low to Output Valid	$\bar{E} = V_{IL}$		120		150	ns
t _{EHQZ} ⁽²⁾	t _{DF}	Chip Enable High to Output Hi-Z	$\bar{G} = V_{IL}$	0	105	0	130	ns
t _{GHQZ} ⁽²⁾	t _{DF}	Output Enable High to Output Hi-Z	$\bar{E} = V_{IL}$	0	105	0	130	ns
t _{AXQX}	t _{OH}	Address Transition to Output Transition	$\bar{E} = V_{IL}, \bar{G} = V_{IL}$	0		0		ns

Notes: 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP}.
2. Sampled only, not 100% tested.

Table 8. Programming Mode DC Characteristics ⁽¹⁾
 ($T_A = 25\text{ }^\circ\text{C}$; $V_{CC} = 6\text{V} \pm 0.25\text{V}$; $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Symbol	Parameter	Test Condition	Min	Max	Unit
I_{LI}	Input Leakage Current	$V_{IL} \leq V_{IN} \leq V_{IH}$		± 10	μA
I_{CC}	Supply Current			100	mA
I_{PP}	Program Current	$\bar{E} = V_{IL}$		50	mA
V_{IL}	Input Low Voltage		-0.1	0.8	V
V_{IH}	Input High Voltage		2	$V_{CC} + 1$	V
V_{OL}	Output Low Voltage	$I_{OL} = 2.1\text{mA}$		0.45	V
V_{OH}	Output High Voltage	$I_{OH} = -400\mu\text{A}$	2.4		V
V_{ID}	A9 Voltage		11.5	12.5	V

Note. 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

Table 9. Programming Mode AC Characteristics ⁽¹⁾
 ($T_A = 25\text{ }^\circ\text{C}$; $V_{CC} = 6\text{V} \pm 0.25\text{V}$; $V_{PP} = 12.5\text{V} \pm 0.3\text{V}$)

Symbol	Alt	Parameter	Test Condition	Min	Max	Unit
t_{AVEL}	t_{AS}	Address Valid to Chip Enable Low		2		μs
t_{QVEL}	t_{DS}	Input Valid to Chip Enable Low		2		μs
t_{VPHEL}	t_{VPS}	V_{PP} High to Chip Enable Low		2		μs
t_{VCHEL}	t_{VCS}	V_{CC} High to Chip Enable Low		2		μs
t_{ELEH}	t_{PW}	Chip Enable Program Pulse Width (Initial)	Note 2	0.95	1.05	ms
t_{ELEH}	t_{OPW}	Chip Enable Program Pulse Width (Overprogram)	Note 3	2.85	78.75	ms
t_{EHQX}	t_{DH}	Chip Enable High to Input Transition		2		μs
t_{QXGL}	t_{OES}	Input Transition to Output Enable Low		2		μs
t_{GLQV}	t_{OE}	Output Enable Low to Output Valid			150	ns
$t_{GHQZ}^{(4)}$	t_{DFP}	Output Enable Low to Output Hi-Z		0	130	ns
t_{GHAX}	t_{AH}	Output Enable High to Address Transition		0		ns

Notes. 1. V_{CC} must be applied simultaneously with or before V_{PP} and removed simultaneously or after V_{PP} .

2. The Initial Program Pulse width tolerance is $1\text{ ms} \pm 5\%$.

3. The length of the Over-program Pulse varies from 2.85 ms to 78.95 ms, depending on the multiplication value of the iteration counter.

4. Sampled only, not 100% tested.

Figure 6. Programming and Verify Modes AC Waveforms





Figure 7. Programming Flowchart



DEVICE OPERATION (cont'd)

to a particular M27256 location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied. The entire sequence of program pulses and byte verifications is performed at $V_{CC} = 6V$ and $V_{PP} = 12.5V$.

When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $V_{CC} = 5V$ and $V_{PP} = 5V$.

Program Inhibit

Programming of multiple M27256s in parallel with different data is also easily accomplished. Except for \bar{E} , all like inputs (including \bar{G}) of the parallel M27256 may be common. A TTL low pulse applied to a M27256's \bar{E} input, with $V_{PP} = 12.5V$, will program that M27256. A high level \bar{E} input inhibits the other M27256s from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\bar{E} = V_{IH}$, $\bar{G} = V_{IL}$ and $V_{PP} = 12.5V$.

Optional Verify

The optional verify may be performed instead of the verify mode. It is performed with $\bar{G} = V_{IL}$, $\bar{E} = V_{IL}$ (as opposed to the standard verify which has $\bar{E} =$

DEVICE OPERATION (cont'd)

V_{IH}), and $V_{PP} = 12.5V$. The outputs will be in a Hi-z state according to the signal presented to \overline{G} . Therefore, all devices with $V_{PP} = 12.5V$ and $\overline{G} = V_{IL}$ will present data on the bus independent of the \overline{E} state. When parallel programming several devices which share the common bus, V_{PP} should be lowered to V_{CC} (6V) and the normal read mode used to execute a program verify.

Electronic Signature


The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ}C \pm 5^{\circ}C$ ambient temperature range that is required when programming the M27256. To activate this mode, the programming equipment must force 11.5V to 12.5V on address line A9 of the M27256. Two identifier bytes may then be sequenced from the device outputs by toggling address line A0 from V_{IL} to V_{IH} . All other address lines must be held at V_{IL} during Electronic Signature mode. Byte 0 ($A0 = V_{IL}$) represents the manufacturer code and byte 1 ($A0 = V_{IH}$) the device identifier code. For the SGS-

THOMSON M27256, these two identifier bytes are given below.

ERASURE OPERATION (applies to UV EPROM)

The erasure characteristic of the M27256 is such that erasure begins when the cells are exposed to light with wavelengths shorter than approximately 4000 Å. It should be noted that sunlight and some type of fluorescent lamps have wavelengths in the 3000-4000 Å range. Research shows that constant exposure to room level fluorescent lighting could erase a typical M27256 in about 3 years, while it would take approximately 1 week to cause erasure when exposed to direct sunlight. If the M27256 is to be exposed to these types of lighting conditions for extended periods of time, it is suggested that opaque labels be put over the M27256 window to prevent unintentional erasure. The recommended erasure procedure for the M27256 is exposure to short wave ultraviolet light which has wavelength 2537 Å. The integrated dose (i.e. UV intensity x exposure time) for erasure should be a minimum of 15 W-sec/cm². The erasure time with this dosage is approximately 15 to 20 minutes using an ultraviolet lamp with 12000 µW/cm² power rating. The M27256 should be placed within 2.5cm (1 inch) of the lamp tubes during the erasure. Some lamps have a filter on their tubes which should be removed before erasure.

ORDERING INFORMATION SCHEME




For a list of available options (Speed, V_{CC} Tolerance, Package, etc) refer to the current Memory Shortform catalogue.

For further information on any aspect of this device, please contact SGS-THOMSON Sales Office nearest to you.

FDIP28W - 28 pin Ceramic Frit-seal DIP, with window

Symb	mm			inches		
	Typ	Min	Max	Typ	Min	Max
A			5.71			0.225
A1		0.50	1.78		0.020	0.070
A2		3.90	5.08		0.154	0.200
B		0.40	0.55		0.016	0.022
B1		1.17	1.42		0.046	0.056
C		0.22	0.31		0.009	0.012
D			38.10			1.500
E		15.40	15.80		0.606	0.622
E1		13.05	13.36		0.514	0.526
e1	2.54	–	–	0.100	–	–
e3	33.02	–	–	1.300	–	–
eA		16.17	18.32		0.637	0.721
L		3.18	4.10		0.125	0.161
S		1.52	2.49		0.060	0.098
∅	7.11	–	–	0.280	–	–
α		4°	15°		4°	15°
N		28			28	

FDIP28W



Drawing is not to scale

Information furnished is believed to be accurate and reliable. However, SGS-THOMSON Microelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of SGS-THOMSON Microelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. SGS-THOMSON Microelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of SGS-THOMSON Microelectronics.

© 1995 SGS-THOMSON Microelectronics - All Rights Reserved

SGS-THOMSON Microelectronics GROUP OF COMPANIES
Australia - Brazil - China - France - Germany - Hong Kong - Italy - Japan - Korea - Malaysia - Malta - Morocco - The Netherlands -
Singapore - Spain - Sweden - Switzerland - Taiwan - Thailand - United Kingdom - U.S.A.